The conventional method used to determine A L, the processing induced channel length shortening in MOSFETs at room temperature gives invalid results at 77 K. This error is found to result from the incorrect assumption that the channel resistance is a linear function of effective channel length for the values of gate overdrive normally used for the extraction of A L. By restricting gate voltages to the range where this assumption is shown experimentally to be vahd, values of A L extracted at 77 K are smaller than those extracted at room temperature. This attributed to the reduced source-channel and drain-channel depletion region widths at 77 K at and above threshold.
1. INTRODUCTION While procedures have been developed to measure A L, the difference between the drawn or mask length L, , , and the effective channel length L at room temperature, at 77 K the data are scattered, often with a negative A L extracted. This result is physically unreasonable since it implies that L is greater than L,,, The value of A L is extracted from a comparison of measurements with the expression for channel current I, , which is assumed to be valid in the limit of small drain-source voltage V, (linear region) for V,
where W is channel width, C, is gate oxide capacitance per unit area p,, is average channel carrier mobility at low channel fields, L is channel length, V, is gate-source voltage , V, is threshold voltage and R, = R, + R, , with R, assumed equal to R, as expected from symmetry.
From (1) the total device resistance R, = VdI, for a device of mask length L, can be written.
Rm=RT+.F(Lm-AL)
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where for a given (small) V,,
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with W, Cox and y,, assumed to be independent of channel length. The dependence of V, on L is taken into account by measuring the threshold voltage for each device. The function . F then for a fixed V, is assumed to be independent of L and a function of only gate overdrive (V, -V,).
To determine R, and AL, which are assumed to be independent of L, for a given technology, plots of R, as functions of L, for constant W and V, are made for given values of (V, -V,), well above threshold (to reduce any errors in the extraction of V,.) We see then from (2) , that these plots are expected to be straight lines that intersect at R, = R, and L, = AL,[l-31. This method, appears to give reliable values of RT and AL at room temperature for devices with channel lengths greater than about one ym. At low temperatures, however, the R, -L, plots do not intersect at a single point. If an average value of the intersections is taken, the value of AL extracted is often negative, implying that the actual channel length is greater than the mask length [4, 5] , a result that is difficult to explain physically. In this paper we refer to the above technique to determine AL and R, as the conventional method. It has been suggested that the failure of the conventional method at 77 K results from an inaccuracy in the determination of V, by the maximum slope method [6] . The error is thought to result from the large dependence of p,, on V, and the relatively large influence of R, on the I, -V, curves. To overcome this potential problem, a shift and ratio (S&R) method was developed [5] . If R, is independent of V,, taking the derivative of (3) with respect to V, gives for a device i where a9/i3VG is a general function of gate overdrive common to all devices on the test chip. Using a long channel device as reference such that L, , )) AL, Si can be shifted in V, (to compensate for the difference in V,) until the ratio of S /So is constant. Here So and L, , refer to the reference device. Then from (5) AL is obtained
We have modified the S&R method such that a long channel reference device, while convenient, is not required. We also plot the data somewhat differently such that a better physical insight can be obtained, especially in the region well above threshold where the conventional method is used Plots of S, are moved horizontally and vertically with respect to So until S, and So coincide. The horizontal displacement is then equal to the difference in V, of the two devices while the vertical displacement (log scale) gives the ratio of SJS,. Then for coincidence, For a given reference device, (L,, -AL) is a constant and a plot of S/S, against Lmi gives a straight line. Extrapolating to SJS, = 0 gives L, , = AL. These results are then checked by plotting (L,, -AL) S{So VS.
Lmi to verify that the slope of this graph is a straight line of unity slope as expected (Eq. 6).
EXPERIMENT
The devices used in this study were fabricated with CMOS technology for room temperature operation. The average net doping in the channel region is about 10'7cmJ. The source and drain junctions are abrupt (non-LDD) and thus the variation of R, on V, is expected to be negligible. The gate material is n' polysilicon which results in "buried channel" PFETs. Because of the freezeout of channel holes onto the acceptors implanted for threshold control, the electrical characteristics are not given by (1) at 77 K. Thus only WETS are discussed here. In this work devices with mask width of 20 pm were used. Mask channel lengths of 0.6 pm to 20 pm were tested and nominal gate oxide thickness is 15 mm.
Data were taken at room temperature and at 77 K (immersed in liquid nitrogen) with the aid of a computer-controlled Hewlett Packard Transistor Parameter Analyzer model 4145A. Plots of Si vs. V, were made using similar vertical scales (decadeslcm) and horizontal scales (Vlcm) such that they could be moved horizontally and vertically with respect to each other to obtain coincidence. Figure 1 shows the room temperature Si data as a function of V, shified to obtain coincidence for the longest (L,, = 20 pm) and shortest (L, = 0.6 pm) n-channel devices. Reasonable coincidence occurs for the range of V, from about 0.4 V above threshold to about 5 V. . The range of coincidence extends to lower values of V, as the channel lengths approach each other.
. RESULTS
Similar plots are shown for these same NFETs at 77 K in Figs. 2.. We can see that coincidence is obtained from just below threshold to about 1.1 V above threshold. We can also see that with increasing gate overdrive the deviation from coincidence becomes larger
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A plot of SJS, for n-channel devices in the region of coincidence using the 20 pm device as 
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reference is plotted in Fig. 3 for room temperature. A least-square fit to a straight line gives AL = 0.36 V. This is close to the value of 0.32 V obtained by the conventional method. K. As for room temperature, the L, intercept yields A L and the slope is close to unity. Figure 4 shows the room temperature plot of (L, -AL) SJS, as a function of L,. The slope is 1.01, close to the expected value of unity. A similar plot at 77 K is shown in Fig. 5 yielding AL = 0.32 ym and a slope within one percent of unity. We note that this value is 0.04 V less than at room temperature. We also note that the conventional method for this case did not give meaningful results because the plots of R, vs. L, for different gate overdrive of 1,2,3, and 4 V did not intersect at believable values of R, and AL.
DISCUSSION AND CONCLUSIONS
Both the conventional and S&R methods of AL extraction depend on the function F and thus dFIaV,) being a general function of gate overdrive common to all devices of a given technology and independent of channel length, and R, being independent of gate voltage. These assumptions are clearly valid at room temperature for the devices tested for V , > V, as can be seen from Fig. 1 .. Thus both methods are expected to be valid. The values of AL extracted, 0.36 and 0.32 ym respectively for the S&R and conventional methods respectively are within experimental accuracy of each other.
We see then from Fig. 2 however, at 77 K coincidence can not be obtained for NFET's in the region appreciably above threshold indicating that aSlaV,, and thus 9 , are not independent of channel length as assumed, at least at these values of V,. Since the conventional method relies on data from this range of V,, it is not surprising that it fails at this temperature. The extracted value of A L is 0.04 pm less at 77 K than at room temperature. This is in good agreement with the value of 0.045 pm calculated considering the reduced source-channel and drain channel depletion regions at and above threshold [ 71.
Both the conventional and shift and ratio methods are valid at room temperature for the measurement of AL. It is found that the failure of the conventional method at 77 K results from the assumption that the channel resistance per unit channel length is a unique function of overdrive and independent of channel length. This assumption is shown to be incorrect in the region of overdrive voltage which is normally used in this method. The S&R method is valid at this temperature because it is restricted to gate overdrive values where the above assumption is shown experimentally to be valid.
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